

# Cell-Based IC Physical Design & Verification **SOC Encounter**

---

Advisor : 李昆忠

Presenter : 蕭智元

**VLSI System Design**

Reference: SOC Encounter Training Manual, 2007, edited by CIC.



# Introduction

---

- We'll use some EDA tools to transform synthesized design to layout
- Tools
  - SOC Encounter: Floorplanning and APR
  - icfb: Cell replacement with layout
  - Calibre: DRC, LVS



# Prepare File

---

- Unix% `cp -r /home4/classuser/sys0701/sys0701ta1/SOCE .`
- Library
  - Physical Library (.lef)
  - Timing Library (.lib)
- User Data
  - Gate-Level netlist (.v)
  - SDC constraints (.sdc)
  - IO constraint (.ioc)



# Gate-Level netlist (1/3)

---

- Synthesized RTL code
  - “assign”statement is not allowed.
  - To solve this, typing  
“**set\_fix\_multiple\_port\_nets-all -buffer\_constants**” in command window before compile.
  - “\*cell\*”problem. To solve this, “**change\_names -rule verilog-verbose -hierarchy**” in command window after compile.

# Gate-Level netlist (2/3)

```
traffic_syn.v - /home13/MS97/hcy97/Soc_Temp/Design/
File Edit Search Preferences Shell Macro Windows Help
1
2 module traffic ( NState, EState, Clock, Reset );
3   output [1:0] NState;
4   output [1:0] EState;
5   input Clock, Reset;
6   wire N5, N6, N7, N16, N17, N18, N20, n3, n5, \add_25/carry[2] , n9, n10,
7     n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28;
8   wire [2:0] State;
9
10  DFFQXL State_reg_0 ( .D(n15),
11  EDFFXL NState_reg_1 ( .D(N17),
12  EDFFXL NState_reg_0 ( .D(N16),
13  EDFFXL EState_reg_1 ( .D(N20),
14  EDFFXL EState_reg_0 ( .D(N18),
15  DFFTRXL State_reg_2 ( .D(N7),
16  DFFTRXL State_reg_1 ( .D(N6),
17  NOR2BXL U13 ( .AN(n26), .B(n17),
18  NOR2BXL U14 ( .AN(n20), .B(n16),
19  NOR2BXL U15 ( .AN(N5), .B(n5),
20  INVXL U16 ( .A(n9), .Y(n10) ),
21  NOR2XL U17 ( .A(n28), .B(n10) ),
22  INVXL U18 ( .A(n16), .Y(n17) ),
23  AND2XL U19 ( .A(n21), .B(State[0]) ),
24  INVXL U20 ( .A(n18), .Y(n19) )
```

“\*cell\*” problem

```
1.v - /home13/MS97/hcy97/Soc_Temp/Design/
File Edit Search Preferences Shell Macro Windows Help
1:
2 module traffic ( NState, EState, Clock, Reset );
3   output [1:0] NState;
4   output [1:0] EState;
5   input Clock, Reset;
6   wire N5, N6, N7, N16, N17, N18, N20, n3, n5, \add_25/carry[2] , n9, n10,
7     n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28;
8   wire [2:0] State;
9
10  DFFQXL \State_reg[0] ( .D(n15), .CK(Clock), .Q(State[0]) );
11  EDFFXL \NState_reg[1] ( .D(N17), .E(n23), .CK(Clock), .Q(NState[1]) );
12  EDFFXL \NState_reg[0] ( .D(N16), .E(n24), .CK(Clock), .Q(NState[0]) );
13  EDFFXL \EState_reg[1] ( .D(N20), .E(n24), .CK(Clock), .Q(EState[1]) );
14  EDFFXL \EState_reg[0] ( .D(N18), .E(n23), .CK(Clock), .Q(EState[0]) );
15  DFFTRXL \State_reg[2] ( .D(N7), .RN(n3), .CK(Clock), .Q(n27), .QN(n25) );
16  DFFTRXL \State_reg[1] ( .D(N6), .RN(n3), .CK(Clock), .Q(n21), .QN(n9) );
17  NOR2BXL U13 ( .AN(n26), .B(n17), .Y(N20) );
```

# Gate-Level netlist (3/3)

```
module traffic ( NState, EState, Clock, Reset );
  output [1:0] NState;
  output [1:0] EState;
  input Clock, Reset;
  wire N5, N6, N7, N16, N17, N18, N20, n3, n5, \add_25/carry[2],
        n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26;
  wire [2:0] State;

  DFFQXL State_reg_0 ( .D(n15), .CK(Clock), .Q(State[0]) );
  DFFQXL NState_reg_1 ( .D(N17), .CK(Clock), .Q(NState[1]) );
  ...

```

```
module CHIP( PO_NState, PO_EState, PI_Clock, PI_Reset );
  output [1:0] PO_NState;
  output [1:0] PO_EState;
  input PI_Clock, PI_Reset;

  wire [1:0] WIRE_NState;
  wire [1:0] WIRE_EState;
  wire WIRE_Clock, WIRE_Reset;


  traffic traffic( .NState(WIRE_NState), .EState(WIRE_EState), .Clock(WIRE_Clock), .Reset(WIRE_Reset) );

  PDIDGZ PAD_Clock ( .PAD(PI_Clock), .C(WIRE_Clock));
  PDIDGZ PAD_Reset ( .PAD(PI_Reset), .C(WIRE_Reset));

  PDO02CDG PAD_N0 ( .I(WIRE_NState[0]), .PAD(PO_NState[0]));
  PDO02CDG PAD_N1 ( .I(WIRE_NState[1]), .PAD(PO_NState[1]));
  PDO02CDG PAD_E0 ( .I(WIRE_EState[0]), .PAD(PO_EState[0]));
  PDO02CDG PAD_E1 ( .I(WIRE_EState[1]), .PAD(PO_EState[1]));
endmodule

```


- When Verilogfile is ready
  - Put all verilogfile (CHIP.v) into SOC\_tutor/vlog
- Adding I/O pads into CHIP.v
  - input pad : PDIDGZ
  - output pad : PDO02CDG



# SDC Constraint


- Make use of the dc constraint
- Make sure the port name

```
1: set sdc_version 1.2
2
3 create_clock -name Clock -period 5 -waveform {2.5 5} [get_ports PI_Clock]
4 set_operating_conditions -max_slow -max_library slow \
5 -min_fast -min_library fast
6 remove_wire_load_model
7 set_max_area 6000
8 set_max_dynamic_power 0 uw
9 set_max_leakage_power 0 uw
10 set_max_total_power 0 uw
11 set_max_fanout 2 [current_design]
12 set_max_transition 0.3 [current_design]
13 set_fix_multiple_port_nets -all -buffer_constants
14 set_load -pin_load 0.001241 [get_ports {PO_NState[1]}]
15 set_load -pin_load 0.001241 [get_ports {PO_NState[0]}]
16 set_load -pin_load 0.001241 [get_ports {PO_EState[1]}]
17 set_load -pin_load 0.001241 [get_ports {PO_EState[0]}]
18
19 set_clock_latency 1 [get_clocks Clock]
20 set_clock_latency -source 0 [get_clocks Clock]
21 set_clock_uncertainty 0.1 [get_clocks Clock]
22 set_dont_touch_network [get_clocks Clock]
23 set_fix_hold [get_clocks Clock]
24 set_clock_transition -rise 0.3 [get_clocks Clock]
25 set_clock_transition -fall 0.3 [get_clocks Clock]
26 set_max_delay 2 -from [get_ports PI_Clock] -to [list {
27 [get_ports {PO_NState[0]}]}]
28 set_max_delay 2 -from [get_ports PI_Clock] -to [list {
```



```
traffic.dc - /home13/MS97/hcy97/Soc_Temp/Design/
File Edit Search Preferences Shell Macro Windows
6
7 # Set the current_design #
8 current_design traffic
9
10 create_clock -period 5 -waveform {2.5 5} [get_ports Clock]
11 set_operating_conditions -max_slow -max_library slow \
12 -min_fast -min_library fast
13 remove_wire_load_model
14 set_max_area 6000
15 set_max_dynamic_power 0 uw
16 set_max_leakage_power 0 uw
17 set_max_total_power 0 uw
18 set_max_fanout 2 [current_design]
19 set_max_transition 0.3 [current_design]
20 set_fix_multiple_port_nets -all -buffer_constants
21 set_load -pin_load 0.001241 [get_ports {NState[1]}]
22 set_load -pin_load 0.001241 [get_ports {NState[0]}]
23 set_load -pin_load 0.001241 [get_ports {EState[1]}]
24 set_load -pin_load 0.001241 [get_ports {EState[0]}]
```

# IO Constraint (1/3)







# IO Constraint (2/3)

---

Pad: CORNER0	NW	Pad: CORNER2	SE
Pad: PAD_RESET	N	Pad: PAD_CLK	S
Pad: PAD_CoreVDD	N	Pad: PAD_CoreVSS	S
Pad: PAD_IOVDD1	N	Pad: PAD_IOGND1	S
Pad: CORNER1	NE	Pad: CORNER3	SW
Pad: PAD_O2	W	Pad: PAD_O0	E
Pad: PAD_IOVDD	W	Pad: PAD_IOVSS	E
Pad: PAD_O3	W	Pad: PAD_O1	E



# IO Constraint (3/3)


---

Pad: CORNER0	NW	PCORNERDGZ
Pad: PAD_CoreVDD	N	PVDD1DGZ
Pad: PAD_CoreVSS	S	PVSS1DGZ
Pad: PAD_IOVDD	S	PVDD2DGZ
Pad: PAD_IOVSS	E	PVSS2DGZ

Put a pair of PAD POWER PAD about every 7 I/O pads.

# Starting SOC Encounter

- In /SOC\_tutor directory, type “encounter”



# Import Your Design (1/6)

- Design → Design Import

The image shows a screenshot of the 'Design Import' dialog box in a software application. The dialog has two tabs: 'Basic' and 'Advanced'. The 'Basic' tab is active. In the 'Verilog Netlist' section, the 'Files' field contains 'Layout\_Design/CHIP.v' and the 'Top Cell' is set to 'By User: CHIP'. A red circle highlights 'CHIP' in the 'Top Cell' field, with a red arrow pointing to a text box that says 'Fill "CHIP"'. Below this, the 'Timing Libraries' section is visible. In the foreground, there are two overlapping 'Netlist Files' dialog boxes. The left one shows a file list with 'Layout\_Design' selected, and a red box says 'Choose "Layout.."'. The right one shows a file list with 'CHIP.v' selected, and a red box says 'Choose "CHIP.v"'. A red arrow points from the 'Add' button in the right 'Netlist Files' dialog to a text box that says 'Press "Add" to add file'. The 'Add' button in the 'Design Import' dialog is also highlighted with a red arrow.

Design Import

Basic Advanced

Verilog Netlist:

Files: Layout\_Design/CHIP.v

Top Cell:  Auto Assign  By User: CHIP

Timing Libraries:

Fill "CHIP"

Netlist Files

Netlist File: Layout\_Design/CHIP.v Add -

Netlist Files

Layout\_Design/CHIP.v

Delete

Close

Netlist Selection

Filter: y97/SOC\_tutor/Layout\_Design/\*.v\*

Directories:

Files:

..

.gdsinfo

Design

Layout\_Design

Library

Choose "Layout.."

Netlist Selection

Filter: y97/SOC\_tutor/Layout\_Design/\*.v\*

Directories:

Files:

CHIP.v

Delete

Close

Choose "CHIP.v"



Press "Add" to add file

# Import Your Design (2/6)


The screenshot shows the 'Design Import' dialog box with the 'Basic' tab selected. The 'Verilog Netlist' section has 'Files' set to 'Layout\_Design/CHIP.v' and 'Top Cell' set to 'Auto Assign' with 'By User' set to 'CHIP'. The 'Timing Libraries' section has three rows: 'Max Timing Libraries' with 'Library/lib/slow.lib' and 'Library/lib/tpz013g3wc.lib'; 'Min Timing Libraries' with 'Library/lib/fast.lib' and 'Library/lib/tpz013g3lt.lib'; and 'Common Timing Libraries' with 'Library/lib/typical.lib' and 'Library/lib/tpz013g3tc.lib'. The 'LEF Files' section has 'Library/lef/tsmc13fsg\_8lm\_cic.lef' and 'Library/lef/antenna\_8.lef'. The 'Timing Constraint File' is 'Layout\_Design/CHIP.sdc' and the 'IO Assignment File' is 'Layout\_Design/CHIP.ioc'. At the bottom are buttons for 'OK', 'Save...', 'Load...', 'Cancel', and 'Help'. Three red callout boxes with arrows point to the library paths in the 'Timing Libraries' section:

- Choose "Library/lib/slow.lib" and "Library/lib/tpz013g3wc.lib"
- Choose "Library/lib/fast.lib" and "Library/lib/tpz013g3lt.lib"
- Choose "Library/lib/typical.lib" and "Library/lib/tpz013g3tc.lib"

# Import Your Design (3/6)




# Import Your Design (4/6)



CHIP.sdc & CHIP.ioc :


Layout\_Design/

# Import Your Design (5/6)






# Import Your Design (6/6)




# Global Net Connect (1/2)

- Floorplan → Connect Global Net



# Global Net Connect (2/2)



6 datas

1. Choose Nets, and fill in VDD. Press “Add to List”.
2. Choose Tie High. Press “Add to List”
3. Choose Pins, and fill in GND. Fill in GND into To Global Net. Press “Add to List”.
4. Choose Nets, and fill in GND. Press “Add to List”.
5. Choose Tie Low. Press “Add to List”

Press “Apply” and “Check”, see if there is any error

# Specify Floorplan (1/3)

- Floorplan → Specify Floorplan

Fill in “1” and “0.7”

All fill in “70”

Design Dimensions

Specify Dimensions by:

- Size by:
  - Core Size by: Aspect Ratio: Ratio (H/W):
  - Core Utilization:
  - Std. Utilization:
- Width and Height:
  - Core Height:
  - Core Width:
  - Die Height:
  - Die Width:
- Die Size by: Width and Height
- Core Margins by:
  - Core to IO Boundary:
    - Core to Left:  Core to Top:
    - Core to Right:  Core to Bottom:
  - Core to Die Boundary:
    - Max IO Height:  Min IO Height:
- Die Size Calculation Use: Lower Left Corner  Center
- Die/IO/Core Coordinates:

Die LL:	<input type="text" value="0.0"/>	<input type="text" value="0.0"/>	UR:	<input type="text" value="630.28"/>	<input type="text" value="630.28"/>
IO LL:	<input type="text" value="194.9"/>	<input type="text" value="194.9"/>	UR:	<input type="text" value="435.38"/>	<input type="text" value="435.38"/>
Core LL:	<input type="text" value="265.32"/>	<input type="text" value="265.44"/>	UR:	<input type="text" value="365.38"/>	<input type="text" value="361.2"/>

unit: micron

Standard Cell Rows

Double-back rows:  Bottom row orient:

Row Spacing:  um For Every  Row


Row height:

IO Specifications

Bottom IO Pad Orientation:  RO

OK Apply Cancel Help

# Specify Floorplan (2/3)






# Specify Floorplan (3/3)

---

- Design → Save Design

# Powerplan (1/6)

Power → Power Planning → Add Rings



“VSS” and “VDD” only


Layer of Top and Bottom: ME5  
Layer of Left and Right: ME4  
Width: 8

Press “Update”

# Powerplan (2/6)


Switch to “Advanced”

Choose “Use wire group”  
And “Interleaving”  
Number of bits: 3





# Powerplan (3/6)




# Powerplan (4/6)


## Route → Special Route

“VSS” and “VDD” only

“Pad pins” only



# Powerplan (5/6)






# Powerplan (6/6)

---

- Design → Save Design


# Place (1/2)

- Place → Standard Cell And Blocks
- Prototyping: fast
- Full: complete




Choose two of these

# Place (2/2)




# Trail Route (1/2)

- Route → Trail Route




# Trail Route (2/2)





# Trail Route: Time Analysis (1/2)

- Timing → Specify Analysis Condition → Specify RC Extraction Mode



Choose two of these

# Trail Route: Time Analysis (2/2)




---

- Timing → Extract RC, and press OK
- Timing → Timing Analysis, and press OK
- Terminal → Check the Slack
- If there is some negative Timing Slack, you can “Timing → Optimization”
- If still negative, you must synthesis again

# Check

- Place → Check Placement



Press OK



# Trail Route

---

- Design → Save Design


# Clock Tree Synthesis (1/3)

- Clock → Create Clock Tree Spec

Fill in “clkbuf”

Fill in “clkinv”

Save to “CHIP.ctstch”




- Clock → Specify Clock Tree

Press OK



# Clock Tree Synthesis (2/3)

- Clock → Synthesize Clock tree



Press OK




# Clock Tree Synthesis (3/3)

---

- Design → Save Design

# Connect follpower

- Route → Special Route..




1. Standard cell pins

2. pass ok




# Connect fllpower



# Add io filler


Type “**source addIoFiller\_tpz.cmd**” in terminal




# NanoRoute (1/2)

- Route → NanoRoute → Route..

Choose two  
of these



# NanoRoute (2/2)



Choose two of these

Choose TRUE

Fill in 10

Choose 1

# Timing Analysis (1/4)

- Timing → Specify Analysis Condition → Specify Operating Condition/PVT

**Specify Operating Condition (max)**


Operating Condition	Temp	Proc	Volt
Timing Library: umc18io3v5v_slow			
w	125.0	1.0	3.0
umc18io3v5v_slow/%NOM_PVT	125.0	1.0	1.62
Timing Library: slow			
slow	125.0	1.0	1.62
slow/%NOM_PVT	125.0	1.0	1.62
Timing Library: umc18io3v5v_fast			
b	0.0	1.0	3.6
umc18io3v5v_fast/%NOM_PVT	0.0	1.0	1.98
Timing Library: fast			

**Specify Operating Condition (min)**

Operating Condition	Temp	Proc	Volt
Timing Library: umc18io3v5v_fast			
b	0.0	1.0	3.6
umc18io3v5v_fast/%NOM_PVT	0.0	1.0	1.98
Timing Library: fast			
fast	0.0	1.0	1.98
fast/%NOM_PVT	0.0	1.0	1.98
Timing Library: umc18io3v5v_slow			
w	125.0	1.0	3.0
umc18io3v5v_slow/%NOM_PVT	125.0	1.0	1.62
Timing Library: slow			

# Timing Analysis (2/4)

- Timing → Specify Analysis Condition → Specify RC Extraction Mode




Choose "Assume Metal Fill"

Choose "Detail"

# Timing Analysis (3/4)

- Timing → Extract RC → OK
- Timing → Timing Analysis





# Timing Analysis (4/4)


---

- Terminal → Check the Slack
- If there is some negative Timing Slack, you can “Timing → Optimization”
- If still negative, you must synthesis again




# Add Filler (1/2)

- Place → Filler → Add..
- In Add Filler Form, press “select”



# Add Filler (2/2)





# Check

---

- Verify → Connectivity
- Verify → Geometry
- Place → Check placement



# Save Design

---

- Step 1. Design → Save Design
  - File name : finish.enc
- Step 2. Design → Save → GDS
  - Output Stream File : CHIP.gds
  - Map File : streamOut.map
  - Units 2000 → 1000
- Step 3. Design → Save → Netlist
  - File name : CHIP\_lvs.v
- Step 4. Design → Save → DEF
  - File name : CHIP.def
- Step 5. Design → Exit



# Prepare for Verification

---

- Stream In Design
- Stream Out Design




# Stream In Design (1/3)

---

- Copy **CHIP.gds** to directory **icfb**
- Source the file
  - `source /usr/cad/mentor/CIC/calibre.cshrc`
  - `icfb &`
- Workstation
  - `/Library/icfb` directory

# Stream In Design (2/3)

- File → Import → Stream





# Stream In Design (3/3)


---

- File → Import → Stream
  - Input File: tpz013g3.gds  
(the file is in the **GDSII** directory)
  - Top Cell Name: empty
  - Press OK
- File → Import → Stream
  - Input File: tsmc13gfsg\_fram.gds  
(the file is in the **GDSII** directory)
  - Top Cell Name: empty
  - Press OK



# Stream Out Design

- File → Export → Stream





# Design Check

---

- DRC
- LVS



# DRC

---

- Copy **CHIP.gds2** from directory **icfb** to **verify/drc**
- Edit file **Calibre-drc-cur**
  - Replace **Layout PATH** to **Layout PATH**  
“CHIP.gds2”
  - Replace **Layout PRIMARY** to **Layout PRIMARY**  
“CHIP”
- Execute Calibre
  - **calibre -drc -hier Calibre-drc-cur**
- Check result
  - Open file “drc.summary”, it should be no errors



# LVS (1/3)

---

- Copy **CHIP.gds2** to directory **LVS**
- Copy **CHIP\_lvs.v** to directory **LVS**
- Transform **CHIP\_lvs.v** to spice format
  - `v2lvs -v CHIP_lvs.v -l tsmc13gfsg_fram_lvs.v -o CHIP.spi -s tsmc13gfsg_fram_lvs.spi -s1 VDD -s0 GND`



# LVS (2/3)

---

- Edit file **Calibre-lvs-cur**
  - Replace SOURCE PRIMARY to SOURCE PRIMARY “CHIP”
  - Replace SOURCE PATH to SOURCE PATH “CHIP.spi”
  - Replace Layout PRIMARY to Layout PRIMARY “CHIP”
  - Replace Layout PATH to Layout PATH “CHIP.gds2”



# LVS (3/3)

---

- Execute Calibre
  - calibre -lvs -spice layout.spi -hier -auto  
Calibre-lvs-cur

# Result

## ■ Check result

### ■ Open file "lvs.report"

```
#####  
##                                ##  
##      CALIBRE SYSTEM          ##  
##                                ##  
##      LVS REPORT              ##  
##                                ##  
#####  
  
REPORT FILE NAME:    lvs.rep  
LAYOUT NAME:        layout.spi ('CHIP')  
SOURCE NAME:        CHIP.spi ('CHIP')  
RULE FILE:          Calibre-lvs-cur  
HCELL FILE:         (-automatch)  
CREATION TIME:      Sun Nov 25 20:58:31 2007  
CURRENT DIRECTORY:  /home13/MS97/hcy97/SocEncounter/Library/verify/lvs  
USER NAME:          hcy97  
CALIBRE VERSION:    v2004.2_5.19   Tue Jun 29 19:44:37 PDT 2004  
  
OVERALL COMPARISON RESULTS  
  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#####  
#                                #  
#      CORRECT                  #  
#                                #  
#                                #  
#####  
  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#####  
  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#####  
  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#                                #  
#####
```



If there is a smile, the result of LVS is correct