Cell-Based IC
Physical Design & Verification
SOC Encounter

Advisor : 李昆忠

Presenter : 蕭智元

VLSI System Design

Reference: SOC Encounter Training Manual, 2007, edited by CIC.



Introduction

- We'll use some EDA tools to transform synthesized design to layout
- Tools
  - SOC Encounter: Floorplanningand APR
  - icfb: Cell replacement with layout
  - Calibre: DRC, LVS

Prepare File

- **Unix%** **cp -r /home4/classuser/sys0701/sys0701ta1/SOCE .**
- Library
  - Physical Library (.lef)
  - Timing Library (.lib)
- User Data
  - Gate-Level netlist (.v)
  - SDC constraints (.sdc)
  - IO constraint (.ioc)

Gate-Level netlist (1/3)

- Synthesized RTL code

  –“assign”statement is not allowed.

  To solve this, typing

  “set_fix_multiple_port_nets–all –buffer_constants” in command window before compile.

  –“*cell*”problem. To solve this, “change_names –rule verilog–verbose -hierarchy” in command window after compile.

Gate-Level netlist (2/3)



"*cell*"problem

Gate-Level netlist (3/3)

```
module traffic ( NState, EState, Clock, Reset );
  output [1:0] NState;
  output [1:0] EState;
  input Clock, Reset;
  wire   N5, N6, N7, N16, N17, N18, N20, n3, n5, \add_25/carry[2] ,
         n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26
  wire   [2:0] State;

  DFFQXL State_reg_0_ ( .D(n15), .CK(Clock), .Q(State[0]) );
  DFFFXL NState_reg_1_ ( .D(N17), .E(n23), .CK(Clock), .Q(NState[1]
```

```
module CHIP( PO_NState, PO_EState, PI_Clock, PI_Reset );
  output [1:0] PO_NState;
  output [1:0] PO_EState;
  input PI_Clock, PI_Reset;

  wire [1:0] WIRE_NState;
  wire [1:0] WIRE_EState;
  wire WIRE_Clock, WIRE_Reset;

  traffic traffic( .NState(WIRE_NState), .EState(WIRE_EState), .Clo

  PDIDGZ PAD_Clock ( .PAD(PI_Clock), .C(WIRE_Clock));
  PDIDGZ PAD_Reset ( .PAD(PI_Reset), .C(WIRE_Reset));

  PDO02CDG PAD_N0 ( .I(WIRE_NState[0]), .PAD(PO_NState[0]));
  PDO02CDG PAD_N1 ( .I(WIRE_NState[1]), .PAD(PO_NState[1]));
  PDO02CDG PAD_E0 ( .I(WIRE_EState[0]), .PAD(PO_EState[0]));
  PDO02CDG PAD_E1 ( .I(WIRE_EState[1]), .PAD(PO_EState[1]));
endmodule
```

- When Verilogfile is ready
  - –Put all verilogfile (CHIP.v) into SOC_tutor/vlog
- Adding I/O pads into CHIP.v
  - –input pad ：PDIDGZ
  - –output pad ：PDO02CDG



SDC Constraint

- Make use of the dc constraint
- Make sure the port name

```
set sdc_version 1.2

create_clock -name Clock -period 5  -waveform {2.5 5} [get_ports PI_Clock]
set_operating_conditions -max slow -max_library slow\
                         -min fast -min_library fast
remove_wire_load_model
set_max_area 6000
set_max_dynamic_power 0 uw
set_max_leakage_power 0 uw
set_max_total_power 0 uw
set_max_fanout 2 [current_design]
set_max_transition 0.3 [current_design]
set_fix_multiple_port_nets -all -buffer_constants
set_load -pin_load 0.001241 [get_ports {PO_NState[1]}]
set_load -pin_load 0.001241 [get_ports {PO_NState[0]}]
set_load -pin_load 0.001241 [get_ports {PO_EState[1]}]
set_load -pin_load 0.001241 [get_ports {PO_EState[0]}]

set_clock_latency 1  [get_clocks Clock]
set_clock_latency -source 0  [get_clocks Clock]
set_clock_uncertainty 0.1  [get_clocks Clock]
set_dont_touch_network [get_clocks Clock]
set_fix_hold [get_clocks Clock]
set_clock_transition -rise 0.3 [get_clocks Clock]
set_clock_transition -fall 0.3 [get_clocks Clock]
set_max_delay 2  -from [get_ports PI_Clock]  -to [list [
[get_ports {PO_NState[0]}]]
set_max_delay 2  -from [get_ports PI_Clock]  -to [list [
```

traffic.dc - /home13/MS97/hcy97/Soc_Temp/Design/

File Edit Search Preferences Shell Macro Windows

```
 6
 7 # Set the current_design #
 8 current_design traffic
 9
10 create_clock -period 5  -waveform {2.5 5} [get_ports Clock]
11 set_operating_conditions -max slow -max_library slow\
12                          -min fast -min_library fast
13 remove_wire_load_model
14 set_max_area 6000
15 set_max_dynamic_power 0 uw
16 set_max_leakage_power 0 uw
17 set_max_total_power 0 uw
18 set_max_fanout 2 [current_design]
19 set_max_transition 0.3 [current_design]
20 set_fix_multiple_port_nets -all -buffer_constants
21 set_load -pin_load 0.001241 [get_ports {NState[1]}]
22 set_load -pin_load 0.001241 [get_ports {NState[0]}]
23 set_load -pin_load 0.001241 [get_ports {EState[1]}]
24 set_load -pin_load 0.001241 [get_ports {EState[0]}]
```

IO Constraint (1/3)



IO Constraint (2/3)

Pad: CORNER0	NW	Pad: CORNER2	SE
Pad: PAD_RESET	N	Pad: PAD_CLK	S
Pad: PAD_CoreVDD	N	Pad: PAD_CoreVSS	S
Pad: PAD_IOVDD1	N	Pad: PAD_IOGND1	S
Pad: CORNER1	NE	Pad: CORNER3	SW
Pad: PAD_O2	W	Pad: PAD_O0	E
Pad: PAD_IOVDD	W	Pad: PAD_IOVSS	E
Pad: PAD_O3	W	Pad: PAD_O1	E

IO Constraint (3/3)

Pad: CORNER0 NW PCORNERDGZ
Pad: PAD_CoreVDD N PVDD1DGZ
Pad: PAD_CoreVSS S PVSS1DGZ
Pad: PAD_IOVDD S PVDD2DGZ
Pad: PAD_IOVSS E PVSS2DGZ

Put a pair of PAD POWER PAD about every 7 I/O pads.

Starting SOC Encounter

- In /SOC_tutor directory, type "encounter"



Import Your Design (1/6)

- Design → Design Import



Import Your Design (2/6)



Choose "Library/lib/slow.lib" and "Library/lib/tpz013g3wc.lib"

Choose "Library/lib/fast.lib" and "Library/lib/tpz013lt.lib"

Choose "Library/lib/typical.lib" and "Library/lib/tpz013g3tc.lib"

Import Your Design (3/6)





Import Your Design (4/6)



CHIP.sdc & CHIP.ioc :

Layout_Design/

Import Your Design (5/6)



Import Your Design (6/6)



Global Net Connect (1/2)

- Floorplan → Connect Global Net



Global Net Connect (2/2)



6 datas

1. Choose Nets, and fill in VDD. Press “Add to List”.
2. Choose Tie High. Press “Add to List”
3. Choose Pins, and fill in GND. Fill in GND into To Global Net. Press “Add to List”.
4. Choose Nets, and fill in GND. Press “Add to List”.
5. Choose Tie Low. Press “Add to List”

Press “Apply” and “Check”, see if there is any error

Specify Floorplan (1/3)

- Floorplan → Specify Floorplan

Fill in “1” and “0.7”

All fill in “70”



Specify Floorplan (2/3)



Specify Floorplan (3/3)

- Design → Save Design

Powerplan (1/6)

- Power → Power Planning → Add Rings



"VSS" and "VDD" only

Layer of Top and Bottom: ME5
Layer of Left and Right: ME4
Width: 8

Press "Update"

Powerplan (2/6)

Switch to “Advanced”

Choose “Use wire group”
And “Interleaving”
Number of bits: 3



Powerplan (3/6)



Powerplan (4/6)

- Route → Special Route

“VSS” and “VDD” only

“Pad pins” only



Powerplan (5/6)



Powerplan (6/6)

- Design → Save Design

Place (1/2)

- Place → Standard Cell And Blocks
- Prototyping: fast
- Full: complete



Choose two of these

Place (2/2)



Trail Route (1/2)

- Route → Trail Route



Trail Route (2/2)



Trail Route: Time Analysis (1/2)

- Timing → Specify Analysis Condition →Specify RC Extraction Mode



Choose two of these

Trail Route: Time Analysis (2/2)

- Timing → Extract RC, and press OK
- Timing → Timing Analysis, and press OK
- Terminal → Check the Slack
- If there is some negative Timing Slack, you can “Timing →Optimization”
- If still negative, you must synthesis again

Check

- Place → Check Placement



Trail Route

- Design → Save Design

Clock Tree Synthesis (1/3)

- Clock → Create Clock Tree Spec



- Clock → Specify Clock Tree



Clock Tree Synthesis (2/3)

- Clock → Synthesize Clock tree



Press OK

Clock Tree Synthesis (3/3)

- Design → Save Design

Connect follpower

- Route → Special Route..



1.Standard cell pins

2.pass ok

Connect follpower



Add io filler

Type “source addIoFiller_tpz.cmd” in terminal



NanoRoute (1/2)

- Route → NanoRoute → Route..



Choose two of these

Press “Attribute”

NanoRoute (2/2)



Timing Analysis (1/4)

- Timing → Specify Analysis Condition → Specify Operating Condition/PVT



Timing Analysis (2/4)

- Timing → Specify Analysis Condition → Specify RC Extraction Mode



Choose "Assume Metal Fill"

Choose "Detail"

Timing Analysis (3/4)

- Timing → Extract RC → OK
- Timing → Timing Analysis



Timing Analysis (4/4)

- Terminal → Check the Slack
- If there is some negative Timing Slack, you can “Timing →Optimization”
- If still negative, you must synthesis again

Add Filler (1/2)

- Place → Filler → Add..
- In Add Filler Form, press “select”



Add Filler (2/2)





Check

- Verify → Connectivity
- Verify → Geometry
- Place → Check placement

Save Design

- Step 1. Design → Save Design
  - File name : finish.enc
- Step 2. Design → Save → GDS
  - Output Stream File : CHIP.gds
  - Map File : streamOut.map
  - Units 2000 → 1000
- Step 3. Design → Save → Netlist
  - File name : CHIP_lvs.v
- Step 4. Design → Save → DEF
  - File name : CHIP.def
- Step 5. Design → Exit

Prepare for Verification

- Stream In Design
- Stream Out Design

Stream In Design (1/3)

- Copy CHIP.gds to directory icfb
- Source the file
  - source /usr/cad/mentor/CIC/calibre.cshrc
  - icfb &
- Workstation
  - /Library/icfb directory

Stream In Design (2/3)

- File → Import → Stream



Stream In Design (3/3)

- File → Import → Stream
  - Input File: tpz013g3.gds
    (the file is in the GDSII directory)
  - Top Cell Name: empty
  - Press OK
- File → Import → Stream
  - Input File: tsmc13gfsg_fram.gds
    (the file is in the GDSII directory)
  - Top Cell Name: empty
  - Press OK

Stream Out Design

- File → Export → Stream





Design Check

- DRC
- LVS

DRC

- Copy CHIP.gds2 from directory icfb to verify/drc
- Edit file Calibre-drc-cur
  - Replace Layout PATH to Layout PATH "CHIP.gds2"
  - Replace Layout PRIMARY to Layout PRIMARY "CHIP"
- Execute Calibre
  - calibre -drc -hier Calibre-drc-cur
- Check result
  - Open file "drc.summary", it should be no errors

LVS (1/3)

- Copy CHIP.gds2 to directory LVS
- Copy CHIP_lvs.v to directory LVS
- Transform CHIP_lvs.v to spice format
  - v2lvs -v CHIP_lvs.v -l tsmc13gfsg_fram_lvs.v -o CHIP.spi -s tsmc13gfsg_fram_lvs.spi –s1 VDD –s0 GND

LVS (2/3)

- Edit file Calibre-lvs-cur
  - Replace SOURCE PRIMARY to SOURCE PRIMARY “CHIP”
  - Replace SOURCE PATH to SOURCE PATH “CHIP.spi”
  - Replace Layout PRIMARY to Layout PRIMARY “CHIP”
  - Replace Layout PATH to Layout PATH “CHIP.gds2”

LVS (3/3)

- Execute Calibre
  - calibre -lvs -spice layout.spi -hier -auto Calibre-lvs-cur

Result

- Check result
  - Open file “lvs.report”

```
##################################################
##                                              ##
##        C A L I B R E   S Y S T E M           ##
##                                              ##
##           L V S   R E P O R T                ##
##                                              ##
##################################################


REPORT FILE NAME:          lvs.rep
LAYOUT NAME:               layout.spi ('CHIP')
SOURCE NAME:               CHIP.spi ('CHIP')
RULE FILE:                 Calibre-lvs-cur
HCELL FILE:                (-automatch)
CREATION TIME:             Sun Nov 25 20:58:31 2007
CURRENT DIRECTORY:         /home13/MS97/hcy97/SocEncounter/Library/verify/lvs
USER NAME:                 hcy97
CALIBRE VERSION:           v2004.2_5.19    Tue Jun 29 19:44:37 PDT 2004


                     OVERALL COMPARISON RESULTS


          #      ###################
        #  #     #                 #
      #   #      #     CORRECT     #
       # #       #                 #
        #        ###################
```

If there is a smile, the result of LVS is correct