|
上課大綱
|
- Low Noise and Low Power IO Design (3hr)
- 介紹Low Power and Low Noise Buffers (1.5hr)
- 介紹Special Interface Circuit (如IEEE 1394,
LVDS, PECL) (1.5hr)
- 介紹ESD Protection Circuits (optional)
- IP/SOC Clocking Strategy (6hr)
- 介紹Clock Generation Circuits (如PLL, DLL,
PWCL, SMD) (4.5hr)
- 介紹Clock Distribution Design (1.5hr)
- High-Performance and Low-Power Flip-Flop Design
(3hr)
- 介紹Flip-Flops for High-End CPUs (1.5hr)
- 介紹Conditional Techniques for Flip-Flops
(1.5hr)
- 介紹Low-Clock-Swing Flip-Flops (optional)
- Data Path Hard-IP Design (3hr)
- 介紹Arithmetic Circuits (如Adder, Multiplier,
Squarer) (3hr)
- 介紹DSP Hardware Accelerators (如FFT, DCT,
…) (optional)
- Low-Power and Low-Voltage CMOS circuit design
(3hr)
- 介紹Low Power CMOS Circuits (1.5hr)
- 介紹Low Voltage CMOS Circuits (1.5hr)
- Dynamic circuits (3hr)
- 介紹 Domino Circuits in High-End CPUs (3hr)
- 介紹 Skew-Tolerant Domino Circuits (optional)
- Embedded Memory Designs (3hr)
- 介紹Embedded SRAM (3hr)
- 介紹Embedded DRAM (optional)
- 介紹ROM/PLA (optional)
- Special Circuits (3hr)
- 介紹Clock/Data Recovery (1.5hr)
- 介紹Frequency Synthesizer (1.5hr)
- 介紹charge pump circuits (optional)
|
